ABSTRACT simulation [6] [7] [8] [9] . However, all previous works in hierarchical optimisation approaches do not consider yield in the design A new approach in hierarchical optimisation is presented which is process. This paper proposed a novel hierarchical optimisation capable of optimising both the performance and yield of an methodology that combines behavioural performance and analogue design. Performance and yield trade offs are analysed statistical variation in the design algorithm. using a combination of multi-objective evolutionary algorithms and Monte Carlo simulations. A behavioural model that combines the performance and variation for a given circuit topology is developed which can be used to optimise the system level structure. The approach enables top-down system optimisation, not only for performance but also for yield. The model has been developed in Verilog-A and tested extensively with practical designs using the Spectre simulator. A benchmark OTA circuit is used to demonstrate the behavioural model development and a 7' order video filter has been designed to demonstrate hierarchical 71 optimisation at the system level. The results have been verified X_ with transistor level simulations and suggest that an accurate performance and yield prediction can be achieved with the >.l proposed algorithm.
INTRODUCTION
. With reducing transistor sizes, the impact of process variations on analogue design has become very Figure 1 . A typical system design hierarchy prominent and can lead to circuit performance and yield falling below specification. Due to the high correlation of circuit yield to The paper is organised as follows: section 2 provides necessary profit, yield maximisation must be considered early in the design background; the hierarchical optimisation architecture is detailed process, and this has led to the concept of design for yield (DFY) in section 3 and experimental examples in section 4. Concluding [5] .
remarks are given in section 5.
In optimisation-based design techniques, the performance of the BACKGROUND circuit must be evaluated for a large number of different circuit Simulation-based optimisation techniques are widely used for variables, a process is known as design space exploration. Running analogue circuit design and several synthesis tools have been the entire performance evaluation at transistor level is developed that use spice-like simulators for their evaluation computationally intensive especially for large and complex engine. However, these approaches are processor intensive which circuits. Due to this limitation, hierarchical design is commonly limits their use to smaller building blocks [10] . To overcome this used to break down a large system into its constituent building problem, hierarchical based design has been proposed to divide the blocks. A typical hierarchical design is shown in figure 1 . Not only large system into sub blocks that can be optimised separately [10] .
does this approach simplify the design task but it also speeds up the design flow by encouraging design reuse. Hierarchical based optimisation is one method used to reduce simulation time and involves the use of behavioural models prior to transistor level Objective set of J constraints and the outcome is a set of optimal solutions [11] . Figure 2 shows functions. Testbench netlists are defined to simulate the Once the system architecture has been divided into sub-blocks, performance for a certain set of parameters. automatic optimisation algorithms can be applied to solve for the .
. .
p.i.to circuit sizing. The optimisation for hierarchical based design can 1.4MUlti-ObJeCtiVe Optimisation be divided into two steps: In step one, the behavioural level blocks In this stage, the design space is explored and the objective are optimised using a behavioural simulation and the design functions are improved iteratively. The optimisation parameters that meet the system level specification are determined.
implementation is based on an evolutionary algorithm known as In the second step, the design parameters from the previous Non-dominated Sorting Genetic Algorithm-II (NSGA-II) [11] . The optimisation are taken as the specifications for the circuit level genetic algorithm procedure involves generating a number of optimisation which propagates the system level specification to the individuals and optimising these over a number of generations. bottom level. The relationship between transistor level and system
The individuals are encapsulated in a set of parameters defined as level optimisation in hierarchical design is shown in figure 3 . The the GA string. During the optimisation, the algorithm determines behavioural-level Pareto front determines all the solution points the quality of the individuals through the fitness score of each that meet the system level filter specifications. The design space of individual. The fitness score is measured from the performance spreads is obtained. The performance spread information is stored evaluation.
together with the performance model in a datafile. The outcome of the multi objective optimisation is a Pareto-front design applications such as filters. All the following simulations (a set of optimal solutions). All the solution points on the Paretowere performed using the industry standard Cadence Spectre front and their respective design parameters can be extracted and a simulator with foundry level BSim3v3 transistor models from a model can be created that represents these data points. standard 0. 12um ST process.
Interpolation is one of the techniques that can be used to model 2.lDesign Setup these data points. In this technique, the number of fitting parameters in the extraction process matches the number of The initial chosen circuit topology is the single stage OTA shown samples in the data points meaning that all the data points are used in figure 5. The first step is to determine the designable parameters for the model. These data points can be stored in a look-up table for the topology. In this example, these are the transistor lengths and interpolation can be applied to the table to find intermediate and widths which make up a total of 4 designable parameters. design points. The Verilog-A behavioural language is used for this Three objective functions have been chosen for this example: process due to its support for lookup-tables and interpolation. A transconductance (gm), output resistance (ro) and phase margin performance model of a circuit design is a model that relates the (pm). A testbench netlist was created to evaluate the performance design performance with design parameters. Having obtained the functions. Pareto-points, all the optimal solutions and their parameters are stored in a data file which defines the optimal performance model for the design. the system level, however the yield of the system is influenced by the variations in the sub-block circuits. Therefore the performance spread of the sub-block circuit needs to be predicted and yield of l the whole system optimised. Monte Carlo (MC) analysis is the best (<)'bias candidate for this purpose [13] . Therefore, during this step, a MC analysis is run for each of the parameter solution sets that lies on the Pareto-front. From this simulation, a set of performance Figure 5 . Single Stage OTA topology.
2.2Multi-Objective Optimisation "p4_data.tbl","3E,3E,3E");
The designable parameters must be constrained within a fptr=$fopen("params.datC); reasonable range which defines the design space of the $fwrite(fptr, "\n Generated Design Parameters\n ");
optimisation. In this case all transistor lengths and widths were $fwrite(fptr, "%e %e %e %e", pl,p2,p3,p4); specified to be between 0.12pm-4pm and 0.12p-120pm. Once the $fclose(fptr); parameters have been determined, a GA string can be constructed and is shown in figure 6 . A Genetic Algorithm then generates the $display ("params: %e %e %e %e", pl, p2, p3, p4); design parameters according to this string and it is these End parameters that are used in the Spice netlist for the simulations. A total of 50 generations each with a population size of 400 were used in this case, giving 20,000 total samples for the optimisation. 1.69% Pareto-fronts. The result of the optimisation is a full set of designable parameters and their performance functions.
2.4Behavioural Description 2.3Performance and Variation Modelling
In hierarchical optimisation, behavioural modelling is used for the The outcome of the MOO for the OTA is a Pareto-front consisting system level optimisation and offers the basis for a fast selection of 211 solution points which defines the performance model of the process. In this example, a behavioural model for an OTA is circuit. To develop the variation model of the Pareto-front, every developed based on ac small signal analysis. For this purpose, a optimal solution undergoes a Monte Carlo simulation using high frequency model is created, shown in Figure 7 . All the process variation and mismatch models. 200 samples were chosen transistor parasitic capacitances, including the gate source, and for the MC simulation and from these the variation for each drain overlap capacitances are combined into a single elements Cin performance is calculated. This completes the variation model and and Cout to provide a greater accuracy in the modelling. The the results are stored in a data file. At this point, a combined resulting behavioural description, written in Verilog-A is given in performance and variation model for the OTA is developed. Figure 8 [14] . These specifications define the objective filter specifications. The design parameters (i.e. gm) for these space for the optimisation. The filter topology is shown in figure 9 .
solutions will be taken as specification for the OTA. Based on the performance and variation model of the OTA, the only feasible Multi objective optimisation using NSGA-II algorithm is then solutions for the filter are design points 15 and 70. The other performed on the filter design to locate an optimum solution point, design points require a higher transconductance value which is not A total of 200 individuals and 50 generations were used for the feasible for the OTA topology. optimisation process. Table 2 shows a number of sample design points, and their performance parameters.
The variation model already generated for the OTA is used to interpolate the transconductance variation and from this interpolation, the maximum and minimum transconductance can 0.0 be determined. figure 10 . 
